material interfaces. Here, in our particular device, we have used the top TMDC layer as the ntype material layer. Therefore for operation as n-TFET, we need the top layer to have a large electron affinity. Looking at affinity values of TMDC materials reported in recent literature, we can see that, 1T-SnSe2 has a high value of electron affinity [21] . Therefore, when paired with other TMDC monolayers like WSe2, MoTe2 etc. SnSe2 monolayer can obtain the required type-II or type-III band alignment at the interfaces for successful n-TFET operation.
In our calculation, we have used material parameters reported in recent literature. At first, we have performed 1D self-consistent simulation assuming long channel approximation to determine the conduction band and valance band energy levels at different 2D layers in the device as a function of gate bias voltage. After that, the interlayer tunneling current is determined using a simplified transport model reported and explained in [11] . Later on, performance parameters like 'on' current, subthreshold-swing, threshold voltage are explored. Moreover, we have also performed device simulations using TMDC binary alloys as the bottom layer material and compared their performances.
Device Structure:
The device structure used in this work is proposed by Li et al. [11] , which is shown in fig. 1 . The proposed device has two layers of monolayer TMDC materials stacked on top of each other separated by an interlayer material. The top and bottom monolayers are connected to drain and source terminals respectively. The doping at top and bottom layer has been considered to be ntype and p-type respectively. The electrostatics of the device is controlled by two gates (top and bottom) as shown in fig 1. The bottom gate is considered to be grounded (VBG=0) throughout this numerical study. We apply voltage only at the top gate (VTG). In our work, we have used same material as top and bottom gate oxides for general analysis. The tunneling of electrons take place from the bottom layer to the top layer and the device is turned on when the conduction band minima of the top layer falls below the valance band maxima of the bottom monolayer. The tunneling mechanism is shown in fig. 2 in a simple manner. In addition, we have also investigated the device performance when the bottom layer is made of monolayer TMDC alloys, MXY (M=Mo/W; X=S/Se; Y=Te).
Simulation Process:
In this work, we have divided the simulation process into two parts: self-consistent determination of the conduction and valance band positions in the device and calculation of the interlayer tunneling current. We have employed the long channel approximation for determining conduction and valance band level using self-consistent analysis. We have solved Poisson's equation in 1-D (along gate confinement direction i.e. x-direction) as shown in Fig. 1 . The tunneling current has been calculated for 1-D case only. Analysis of two-dimensional tunneling that may extend beyond the ends of the respective layers is beyond the scope of this work. A more accurate model of transport characteristics should include the two dimensional effects that becomes very important in ultra-scaled devices. Consideration of two dimensional effects would degrade device electrostatics, increase leakage current and therefore lead to degraded subthreshold device performance. For transport calculation, we have employed one band model i.e. considered a single band transport for band to band tunneling. The same formulation has also been employed in [11] .
• Determination of Band Profile Using Self-Consistent Method:
Using the values of bandgap, electron affinity, effective mass of TMDC monolayers reported in recent literature, we have solved the 1-D Poisson equation self-consistently to determine the conduction and valance band profile inside the device. For simplified analysis, we have employed the long channel approximation in our calculation. Poisson's equation in 1-D can be written as:
Where ψ(x) refers to the potential profile and ρ(x) refers to the charge density inside the device at different regions. To calculate the carrier density in the device we have used the semi-classical formulation as used in [11] :
Here, gc/gv refer to degeneracy factor in the conduction/valance band, mc/mv refer to conduction/valance band effective masses of the carrier, EFT and EFB refers to the Fermi level of the top and bottom layer TMDCs respectively. The Fermi level of bottom TMDC is considered to be grounded, n(x) and p(x) refer to electron and hole concentration in the top and bottom TMDC layers respectively, Nd and Na refer to the doping at the top and bottom TMDC layers respectively. From eqn. 4, we can determine the carrier concentration in the top and bottom 2D layers. These charge concentrations are fed into eqn. 1 and the self-consistent loop continues.
After convergence is achieved, we obtain the conduction and valance band levels inside the device.
• Transport Equation:
In this work, for transport calculation, we have used the formalism for single electron transport developed in [11] which has been used to model vertical 2D material monolayer heterjunction transistors [22] . According to this formalism, the single particle tunneling current can be expressed as [11] :
Where, e is the electronic charge, kB and kT are the wave vectors of the bottom and top 2D material layers respectively, ET(kT) and EB(kB) are corresponding energies at top and bottom layers, fB and fT are Fermi occupation function at the top and bottom layers, gv is the valley degeneracy. M(kT,kB) refers to the matrix element that expresses the charge transfer between the two layers of 2D material. According to eqn. 5 the tunneling current depends on the scattering matrix element. Therefore, proper calculation of the matrix element is necessary to accurately extract the tunneling current between the top and bottom TMDC layers which would require the exact nature of wave function in the top and bottom layers and the nature of the potential variation in the middle interlayer region [11] . Therefore this matrix element can be different for different material combination used in the TFET.
However, this above mentioned matrix element can be simplified using semi-classical calculation under the assumption that, the conduction band minima and valance band maxima occur at the same point in the Brillouin zone and the difference between wave vectors at the two layers i.e. q=kT-kB is very small compared to the size of the Brillouin zone [11] . As shown in [11] we can write the matrix element as:
Where, κ is the decaying constant of the wavefunction in the interlayer, TIL refers to the thickness of the interlayer. SF(q) is the power spectrum of the scattering potential which relaxes the momentum conservation and allows tunneling for kB≠ kT [11] [21]. The power spectrum of the scattering potential can be written as [11] :
Where, LC refers to the correlation length, which has been set at 10 nm in [11] [21] and q= |q|. In our work, we have set LC at 10 nm as well. With the above mentioned considerations, the transport equation can be written as:
Here, the squared matrix element |MB0| 2 can be related to interlayer charge transfer time across the van der Waals gap between the two TMDC layers [11] . According to eqn. 6, the tunneling current is proportional to the matrix element |MB0| 2 and decreases exponentially with interlayer thickness and decay constant. Eqn. 8 can be further modified to account for the finite energy broadening phenomenon which induces a tail in the density of states characteristics and affect the abrupt turn 'on' characteristics of the tunneling device. To account for the finite energy broadening effect, in [11] [21], in place of δ(EB(kB)-ET(kT)), a energy broadening spectrum,
SE(EB(kB)-ET(kT))
, is used:
Here, the energy broadening spectrum has been approximated using a Gaussian function with σ being the energy broadening parameter in the 2D material layers [11] [21] . Finally the tunneling current equation becomes:
In this work, we have assumed the value of MB0 to be 0.01 eV. As mentioned before, the correlation length, LC is assumed to be 10 nm. The energy broadening in the top and bottom layer has been assumed to be 10 meV. In real semiconductors, presence of impurities, dopant distribution, phonon assisted transport, lattice imperfection can result in energy level broadening which results in an exponential tail like edge in the absorption spectrum. This tail is known as the Urbach tail [23] . This tail like nature in real semiconductors is presented by Urbach parameter E0. The Urbach parameter is a strong function of temperature and increases with increasing temperature [23, 24] . For semiconducting systems like a-Si, the value of Urbach parameter has been found to be close to 40~50 meV . However, for GaAs, due to weak electron-phonon interaction, the Urbach parameter has been found to be unusually very small and the bandtail i.e. the absorption tail shows a simple exponential dependence with E0(T) increasing almost linearly with T [24, 25] . At room temperature (300K), the Urbach parameter for GaAs in semi-insulating and Si-doped state have been found to be close to 7 and 12.5 meV respectively [24] . In reference to Li et al. [11] , we have used the energy broadening value of 10 meV in our simulation. We have simulated our device structures with different values of energy broadening and found similar results reported in [11] .
In this work, the interlayer thickness between top and bottom TMDC has been assumed to be 0.6 nm. The dielectric constant in the intermediate layer is considered to be 1.0. Furthermore, the tunneling current also depends on the decay constant of the wavefunction in the middle layer. In [21] , the value of the decay constant, κ has been calculated assuming a barrier height, EB of 1 eV and free electron mass, m0 in the interlayer. Using
, the value of decay constant was found to be 5.12 nm -1 . We have used the same value of decay constant in our calculation.
However, changing the dielectric material in the interlayer region would result in a change in the bandgap and therefore the effective barrier height at the TMDC-interlayer dielectric interface which would eventually affect the decay constant in the interlayer. A more accurate model of carrier transport should therefore include this change in bandgap while evaluating decay constant and calculating the interlayer band to band tunneling. In this work, for transport calculation of thin TFETs, the spin-orbit coupling effect in the valance band has not been taken into account.
The valance band has been considered to be spin-degenerate. In addition, for simplified transport analysis, the possibility of rotational misalignment between the two TMDC layers has not been taken into account in this work. The effect of rotational misalignment on the transport characteristics of thin TFETs has been carried out in [11] . Rotational misalignment between top and bottom TMDC layers would induce a rotational matrix in the calculation of matrix element M(kB,kT) and would lead to a broadening of the scattering spectrum. However, analytical calculations in [11] suggest that, such rotational misalignment may affect the absolute value of tunneling current without affecting the gate voltage dependence of the tunneling phenomenon.
The effects of disorder, lattice imperfections and other interactions like electron-phonon interactions have been taken into account by the energy broadening function presented in eqn. 9.
Enhanced electron-phonon coupling would lead to increased energy broadening and therefore degraded subthreshold performance of the device. However, the 'on' current of the device as found in this work and in Li et al. [11] should not be affected by increased electron-phonon coupling.
In ultra-scaled short channel devices, source-drain access geometry can significantly affect the transport characteristics of the device. Moreover, depending on the TMDC material used, access geometry, material disorder and other imperfections, the channel access resistance would be different and therefore the lead-limited or source-drain lead limited current would be different for same bias conditions. In this work, we have simulated our device in long channel regime.
Therefore, source-drain resistance effect may be considered negligible for our device. Moreover, as shown in Li et al.
[1], the inclusion of source-drain access resistance may only affect the drain current at high gate bias regime and the sub-threshold behavior of the device may not be affected. The drain current would decrease with increasing resistance at high gate bias voltage.
Material Parameters Used:
The material parameters used in this study along with their references are given in The values of effective mass and dielectric constant of WTe2 monolayer has been extracted from [32] . In our analysis, we have assumed n-type and p-type doping density of 10 12 /cm 2 in top and bottom TMDC layers respectively. In all our simulations, we have considered the top gate and bottom gate metal work-functions to be 5.6 eV and 4.8 eV respectively. Similar values of gate metal work-functions were also used in [21] for the simulation of n-TFETs.
Results and Discussion:
In this section, we will discuss the results obtained from our simulation of thin TFETs based on monolayer TMDC materials. We will also discuss the results obtained using monolayer TMDC alloys as bottom layer material. In all these simulations, unless mentioned otherwise, we have kept the bottom gate voltage, VBG kept fixed at 0V.
• Monolayer TMDC TFETs:
As mentioned earlier, for monolayer case, the top TMDC is 1T-SnSe2 and the bottom TMDC layer can be MoSe2, WSe2 or MoTe2. In our basic simulation, we have considered SiO2 as the top and bottom gate dielectric material. The dielectric constant of the interlayer material has been considered as 1.0. figure   also shows the Id-VTG characteristics as we change the energy broadening parameter in our simulation. As discussed before, in real devices, the energy broadening caused by electronimpurity and electron-electron interaction in a many body environment, can limit the abrupt turn 'on' characteristics of the device and therefore can affect the subthreshold swing. This effect has been discussed in greater detail in [11] . We have found similar results in our simulation as well.
As we increase the energy broadening term, we have observed linear increase in the subthreshold device current and degraded SS values. The increase in SS with energy broadening is shown in the inset figure of Fig. 4b . This linear trend of SS increment with energy broadening is also reported in [11] . We have also simulated the device structure with variable interlayer thickness and variable dielectric constant in the interlayer. In these studies, we have used SiO2 as the top and bottom gate dielectric material. We have used 1T-SnSe2 as the top layer TMDC material and 2H-WSe2 as the bottom layer TMDC material. We have also explored the effect of variable top gate dielectric on device performance. In basic simulation so far, we used SiO2 as both the top and bottom gate dielectric material. In the study of variable top gate dielectric, we have used SiO2 as the bottom gate dielectric material. Fig. 8a shows the effect of top gate dielectric on the energy levels in the device. As seen from the figure, the cross-over point between valance and conduction band appears roughly at the same point of the applied top gate voltage. Fig. 8b shows the Id-VTG characteristics of the device at different top gate oxide conditions. As can be seen from the figure, the threshold voltage is not affected by the change in top gate dielectric material. However, the top gate dielectric does affect the subthreshold device performance just like in normal MOSFETs. High-k dielectric material gives better subthreshold performance and lowers subthreshold swing. However, the 'on' current in this case appears to be not affected.
• Effect of Top Gate Workfunction:
In our basic simulation, we have considered the top gate metla work function to be 5.6 eV and bottom gate metal workfunction to be 4.8 eV. However, we have also simulated the effect of top gate metal workfunction on device performance. The effect of top gate metal workfunction variation is shown in fig. 9 . As can be seen from the fig. 9 (a), with increasing top gate metal workfunction, the crossover point between the conduction band of the top layer and the valance band of the bottom layer gradually shifts towards higher and higher voltage which increases the device threshold voltage. The increment of threshold voltage with top gate metal workfunction increment can also be observed from fig. 9(b) . However, the subthreshold characteristics of the device remains unaffected with top gate metal workfunction variation.
• Monolayer TMDC Alloy TFETs:
We have also simulated TFETs with monolayer TMDC alloys used as the bottom layer material.
Using parameters reported in [31] , we have followed the same simulation procedure and have extracted the conduction and valance band energy levels in the device and determined drain current. In our simulation, we have explored four such material systems-MoSTe, MoSeTe, WSTe and WSeTe. 
Conclusion:
In this work, we have performed a numerical simulation study on thin, n-TFET using different TMDC monolayer materials. For simplified transport analysis, a single band transport model reported is recent literature is used along with long channel approximation. Rotational misalignment between the two TMDC layers is beyond the scope of this work. The energy broadening phenomenon, that is critical to the sharp turn-on behavior of the TFET, has been approximated using a Gaussian function whose validation can be found in literature. This
Gaussain energy function incorporates effects of disorders, lattice imperfections, defects, and other non-idealities that contribute to the subthreshold performance of the TFET. The effect of interlayer dielectric has been explored considering decay of electronic wavefunction in the interlayer material. A more accurate modeling of transport characteristics would require exact nature of electronic wavefunction in the top and bottom TMDC layers and also in the interlayer regime of the device. As shown from our simulation, the threshold voltage of the device depends strongly on the electron affinity and bandgap of the material system being used in the TFET. An increase in device subthreshold swing was observed with increased energy broadening which has also been reported in recent literature. The implementation of high-k gate dielectric material could improve the subthreshold characteristics of the TFET without significant effect on the 'on' current of the device. The interlayer material also plays a vital role in the device performance, as seen from this numerical study. Lowering interlayer thickness improves charge transfer by increasing interlayer tunneling and therefore leads to higher device current. However, it makes the bottom layer energy levels more sensitive to top gate voltage and affects subthreshold device performance adversely. Interlayer dielectric constant also affects device performance. Material with higher dielectric constant increases interlayer capacitance which causes increment in device threshold voltage. However, like reduced interlayer thickness, it also increases subthreshold swing. The simulation on TMDC alloys also reveal similar dependence of device performance on electron affinity and material bandgap. Therefore, optimization and proper combination of material structures, gate dielectric and interlayer materials are necessary in designing steep subthreshold TMDC TFETs that would meet the future requirement of next generation low power microprocessors.
